Syndetics cover image
Image from Syndetics

Computer architecture : design and performance.

By: Material type: TextTextPublication details: London : Prentice Hall, c1996.Edition: 2nd edISBN:
  • 013518200X
Subject(s): DDC classification:
  • 004.22 20
Contents:
Pt. I. Computer design techniques. 1. Computer systems. 2. Instruction set design. 3. Cache memory systems. 4. Memory management. 5. Pipelined processor design -- Pt. II. Shared memory multiprocessor systems. 6. Multiprocessor systems and programming. 7. Bus-based multiprocessor systems. 8. Interconnection networks -- Pt. III. Multiprocessor systems without shared memory. 9. Message-passing multiprocessor systems. 10. Multiprocessor systems using the dataflow mechanism.
Holdings
Item type Home library Call number Status Date due Barcode Item holds
Two Week Loan Two Week Loan College Lane Learning Resources Centre Main Shelves 004.22 WIL (Browse shelf(Opens below)) Available 4403622929
Two Week Loan Two Week Loan College Lane Learning Resources Centre Main Shelves 004.22 WIL (Browse shelf(Opens below)) Available 4403622938
Two Week Loan Two Week Loan College Lane Learning Resources Centre Main Shelves 004.22 WIL (Browse shelf(Opens below)) Available 4403622947
Two Week Loan Two Week Loan College Lane Learning Resources Centre Main Shelves 004.22 WIL (Browse shelf(Opens below)) Available 4403662721
Two Week Loan Two Week Loan College Lane Learning Resources Centre Main Shelves 004.22 WIL (Browse shelf(Opens below)) Available 4403662730
Two Week Loan Two Week Loan College Lane Learning Resources Centre Main Shelves 004.22 WIL (Browse shelf(Opens below)) Available 440366274X
Two Week Loan Two Week Loan College Lane Learning Resources Centre Main Shelves 004.22 WIL (Browse shelf(Opens below)) Available 4403662759
Total holds: 0

Enhanced descriptions from Syndetics:

Originally published: 1991.

Includes bibliography and index.

Pt. I. Computer design techniques. 1. Computer systems. 2. Instruction set design. 3. Cache memory systems. 4. Memory management. 5. Pipelined processor design -- Pt. II. Shared memory multiprocessor systems. 6. Multiprocessor systems and programming. 7. Bus-based multiprocessor systems. 8. Interconnection networks -- Pt. III. Multiprocessor systems without shared memory. 9. Message-passing multiprocessor systems. 10. Multiprocessor systems using the dataflow mechanism.