VHDL : analysis and modeling of digital systems / Zainalabedin Navabi.
Material type:
Item type | Home library | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|
![]() |
College Lane Learning Resources Centre Main Shelves | 621.392 NAV (Browse shelf(Opens below)) | Available | 4404612374 | ||
![]() |
College Lane Learning Resources Centre Main Shelves | 621.392 NAV (Browse shelf(Opens below)) | Available | 4404612383 | ||
![]() |
College Lane Learning Resources Centre Main Shelves | 621.392 NAV (Browse shelf(Opens below)) | Available | 4404612392 |
Enhanced descriptions from Syndetics:
Previous ed.: 1993.
Includes bibliographies and index.
Ch. 1. Hardware Design Environments -- Ch. 2. VHDL Background -- Ch. 3. Design Methodology Based on VHDL -- Ch. 4. Basic Concepts in VHDL -- Ch. 5. Structural Specification of Hardware -- Ch. 6. Design Organization and Parameterization -- Ch. 7. Utilities for High-Level Descriptions -- Ch. 8. Dataflow Descriptions in VHDL -- Ch. 9. Behavioral Description of Hardware -- Ch. 10. CPU Modeling for Discrete Design -- Ch. 11. Interface Design and Modeling -- Ch. 12. VHDL as a Modeling Language -- App. A. Basic Utilities Package -- App. B. Examples of VHDL Synthesis Subset -- App. C. Standard MSI 74LS Parts -- App. D. Parwan VHDL Descriptions -- App. E. VHDL Language Grammar -- App. F. VHDL Standard Packages -- App. G. StdL̲OGIC 1164 Package.
Here's the new second edition of the authoritative reference engineers need to guide them through the use of VHDL hardware description language in the analysis, simulation, and modeling of complicated microelectronic circuits. You'll find extensive new material to bring the guide fully up to date with the new VHDL93 standard, including new chapters on design flow, interfacing, modeling, and timing. Extensive appendixes, including ones on logic synthesis and CPU description styles, provide up-to-date information on the use of VHDL in design. The number and depth of its relevant and practical examples and problems is what sets this edition apart from other VHDL texts.